IPC Certified Interconnect Designer (CID) Practice Exam

These questions are part of the practice quiz. Start practicing

• When designing a land pattern for a BGA, which approach is recommended?
• What do producibility levels tell us?
• Eyelets on a PCB primarily serve which purpose?
• What do performance classes reflect?
• What helps illustrate electrical function by means of symbols?
• Which statement about producibility levels is correct?
• Who is the end user?
• Which TM-650 test simulates voltage stress to verify dielectric withstand between layers?
• What is a key requirement for thermal vias?
• Which line style is used to indicate a boundary around a subassembly in drawings?
• How does decoupling capacitor placement influence power integrity?
• What is the most significant risk if silkscreen gets onto solderable surfaces?
• If a required PCB feature conflicts with panelization break lines, what is the recommended approach?
• What are examples of active components?
• Which statement about nonfunctional lands is true?
• Which statement best describes the end user’s role in contracting PCB design?
• What considerations arise when stacking planes near high-current nets?
• In CID, manufacturing tolerances influence a high-speed interface; what should be specified to maintain performance?
• Why is material grade and supplier data important in CID stackup decisions?
• For a 4-layer stackup, what are typical considerations for placing critical nets on Layer 2 versus Layer 3?
• What is the role of surface finishes in a stackup control plan?
• What is the true purpose of ICT?
• What is the significance of solder paste volume control in high-density boards, and how is it achieved?
• Which measure directly helps mitigate tombstoning risk for BGA/QFP footprints in CID design?
• Which statement best describes the subtractive process in PCB fabrication?
• What does MTBF stand for?
• What can functional testing be considered?
• What is an advantage of boundary scan technology?
• What is insulated stranded wire?
• What is a stiffener and when is it used?
• Where should high frequency circuits be placed?
• What is the recommended approach to land pattern verification when transitioning from one package family to another?
• In wave soldering with through-hole components, which side of the board is exposed to the solder wave?
• Which factor influences board outline tolerances to ensure mechanical mating with enclosures?
• A higher MTBF value implies what about the board's reliability?
• Which statement about clamshell testing land area is true?
• What is the practical significance of uniform dielectric constant (Dk) across a board?
• In worst-case hole and lead considerations, what does MMC indicate?
• How can you optimize land patterns for QFP and QFN packages to ensure reliable solder joints?
• What is the z-axis aspect ratio?
• What is the role of annular ring in via and pad reliability?
• What is true of test probes?
• Which interfaces require controlled impedance design?
• What are the three performance classes?
• What can impact the quality of the production master?
• Which of the following best describes tooling holes in manufacturing terms?
• To guarantee no misses in testing, refer to the IPC 7351-5.7 chart. What size is indicated?
• Which statement about nonfunctional lands is true?
• When can you swap gates?
• When a socket is used with a device, what should be ensured about pin numbers?
• Which option correctly represents the thermal web size formula?
• What is breakout?
• When selecting a via type, which factor is most directly linked to impedance targets and fabrication feasibility?
• What does the assembly drawing documentation include?
• Which items are common assembly constraints CID designers must consider?
• How do copper pours near signal nets influence impedance and how should they be managed?
• Based on the CID focus, what would you include in a stackup control plan and why?
• Which feature is documented in board fabrication drawings?
• For jumpers longer than 1 inch, where should the adhesive be applied?
• Which statement correctly defines a core in PCB laminates?
• Which statement best describes FR-4 compared with typical high-frequency laminates in terms of dielectric constant and loss tangent?
• IPC-2221/2222 consider which factors for isolation?
• If max drill hole diameter is 0.5, min annular ring 0.1, etchback 0.0, and manufacturing 0.2, what is the minimum land size?
• Which assembly documentation item specifies the torque requirements for fasteners?
• What is the role of reference planes in impedance control for high-speed traces?
• How is crosstalk control addressed in routing for high-speed nets?
• What is the primary purpose of eyelets?
• Which component is used to supply power and ground distribution?
• When is a clinched lead not acceptable?
• Which surface finish is known for a flat profile, good solderability, and longer shelf life?
• What must be ensured before performing functional test?
• What are rigid-flex design considerations CID must address?
• How do you measure annular ring on an internal layer?
• The minimum land size formula uses a, b, c, d; what is the relationship?
• What is the clearance on nonfunctional lands?
• How do you calculate thermal web size?
• Test coupons are included in production panels to:
• What is the most important special consideration in terms of electrical functionality that a designer must consult the EE?
• What is copper balance and why is it important for panel warpage?
• When converting a board design to a new fabrication house, which factors should be verified to ensure manufacturability and impedance targets?
• In testing with a clamshell fixture, what is the minimum square land required?
• What does TM-650 provide in PCB manufacturing?
• What may be used between stiffeners and conductors when clearances are tight?
• What is the subtractive process?
• What is the primary purpose of fiducials in machine vision-based assembly processes?
• What is ambient temperature?
• Which domain is typically associated with Class 3 performance?
• Which TM-650 test is commonly used to verify inter-layer dielectric integrity under normal conditions?
• How can component orientation help?
• What is the additive process?
• What are minimum annular ring requirements defined by?
• What does DFM/DFT stand for and why is it important in PCB design?
• Copper thickness is specified as copper weight in ounces per square foot; approximately how thick is 1 oz copper?
• What term describes a via that extends only between conductive layers with no exposure to the outside world?
• Where should reference designators be placed?
• How does IPC-6012 relate to CID practice?
• Which term describes a hole that does not contain plating or conductive reinforcement?
• Give a practical example of how to handle a 2 GHz signal path in a multilayer board to maintain signal integrity.
• What board feature may also be used as a test point?
• When can you swap pins?
• Which statement best describes the additive process in PCB fabrication?
• In addition to hardware, what should be included in the assembly documentation?
• Which testing method is usually destructive?
• How should you address moisture effects in FR-4 boards during design and handling?
• Which statement best matches the need to ensure legibility in silkscreen to avoid skips and voids?
• Why is the heel fillet most important for gull wing components in soldering?
• What tolerance is specified for a tooling hole and why?
• Which material has the lowest CTE?
• What factors influence stackup selection for impedance control?
• What is done to the corners of the board tang on an edge connect board and why?
• What is a stitching via and what is its role?
• Given a 0.8 mm board thickness and a 50 ohm microstrip with Er ≈ 4.5, what is a rough width estimate using standard microstrip approximation?
• What is the primary purpose of using a socket in an assembly?
• What decoupling strategy best manages simultaneous switching noise on a dense board?
• What are more useful board excision techniques for high volume production?
• What is a key objective of via stitching in high-speed designs?
• Describe how to evaluate board-level EMI risk in CID and practical mitigation techniques.
• UL 94 is a standard associated with what?
• In a PCB laminate, what is the role of copper foil?
• What is the purpose of a V-score on a board?
• Which layer type typically comes last in the PCB layer numbering convention?
• For BGA land patterns, why is it important to plan for solder paste deposition and reflow?
• What must you consider when using a socket?
• What is the recommended electrical spacing from board edge?
• Which statement correctly defines through vias, blind vias, and buried vias and their typical use cases?
• What is the IPC approach to handling surface finish compatibility with lead-free soldering and testing environments?
• Via density can disrupt controlled impedance and create discontinuities. Which practice mitigates this effect?
• What must be established to eliminate skips and voids in lines and text in silkscreen?
• Which factors should be considered when deciding between using a buried via versus a blind via in a PCB design?
• Breakout acceptability is defined as…
• Which laminate characteristic enables tighter and more predictable impedance control and lower signal loss in high-frequency designs?
• Which practice helps stabilize power rails by ensuring proper return current paths?
• How much does a Vscore cut from each side of the board?
• What is the role of power and ground plane proximity and via placement in power integrity for CID?
• Which statement about plane references in EMI shielding for dense multi-layer boards is true?
• Why is it important to maintain adequate bend radii in rigid-flex designs?
• How does increasing dielectric constant (Er) affect the width needed for a 50-ohm microstrip on the same board?
• What is the concept of an impedance budget in a complex PCB and how is it used in CID?
• What extreme cases do you need to consider for a hole and lead?
• In a high-speed design, what is a key advantage of using internal reference planes?
• Who determines the class of a product?
• Why is a stackup control plan important and what information should it include?
• Which statement best describes burn-in testing?
• Which components are good candidates for sockets?
• What are typical causes of PCB warpage and how can CID mitigate them through design?
• What is the difference between internal planes and outer signal traces in terms of reference and return path?
• What is a socket?
• What does CTE stand for and what are its units?
• Which factor is commonly considered when setting board outline tolerances in CID to accommodate panelization and fabrication?
• Which factor should be considered when selecting a high-frequency laminate for impedance-critical designs?
• Which description about ICT's purpose is correct?
• Which action most directly reduces unwanted coupling between adjacent high-speed traces?
• How is leaded versus lead-free finish choice reflected in CID design considerations?
• What is the role of fiducials in SMT assembly and AOI?
• Which EMI shielding technique is commonly employed in dense multi-layer designs?
• Which IPC standards guide creepage/clearance and what factors are considered?
• What is a test coupon used for?
• What is the rationale for using multiple capacitance values in decoupling networks?
• Why is the annular ring dimension critical for microvia reliability, and how is it controlled?
• What is the only component that you can place 2 leads in one PTH?
• What is Ohm's law?
• What is important to know about a capacitor?
• If you increase the dielectric thickness, with width and Er constant, what happens to the impedance?
• What is the difference between an NPN and PNP transistor?
• How do you measure annular ring on an external layer?
• What increases with each producibility level?
• What is tolerance?
• Which of the following is an example of active components?
• Which statement is true regarding who determines the product class?
• How does IPC CID guidance address testability and accessibility of nets for probing or testing?
• How does trace width influence impedance for fixed dielectric thickness and Er?
• A schematic can be organized in which of the following structures?
• ECAD outputs are commonly printed on which sheet sizes for ease of printing and PDF creation?
• How would you assess a board for potential impedance mismatch introduced by copper pours or pours near traces?
• In a space-limited design, what markings are most important to include on the legend?
• What are the names of the datum planes?
• A subassembly is enclosed by which type of line on drawings?
• Besides hardware, what should be specified in assembly documentation to ensure firmware can be installed and tested correctly?
• Datum features are used to position the board in relation to how many mutually perpendicular planes?
• Which approach best preserves electrical performance when a required feature conflicts with panelization break lines?
• How thick is half ounce copper?
• What is extra clearance around components required for?
• What is copper thieving and its effect on etching?
• Where should high frequency circuits be placed?
• Why are board outline and edge clearance important for connector compatibility and safety?
• What is a buried via?
• What depicts the logical functions and electrical connections of a circuit?
• What is an important basic rule for a designer of a board?
• What is a soldermask-defined pad and one key implication for assembly?
• What do the term 'datums' refer to in PCB measurement?
• How can temperature excursions affect impedance, and what CID practices help mitigate this?
• What is the common panel size in the US?
• Which term describes a hole whose inside surfaces are plated or reinforced?
• Define creepage and clearance and how they relate to IPC guidance for isolation.
• What is the purpose of ICT, AOI, AXI?
• What is the purpose of a drill chart in PCB fabrication?
• Where should filtering caps be placed?
• What is the purpose of controlled impedance design and when is it required?
• MMC and LMC describe…
• What is least important to route in analog circuits?
• Which tolerance is used on tooling holes to ensure hardware pins fit without interference?
• What factors influence the choice of board outline tolerances in CID?
• Which statement correctly describes microstrip impedance configuration?
• What are each of the following: a+2(b+c)+d
• In a space-limited design, which legend marking is particularly important?
• When panelizing a board, tooling holes should be placed to avoid interference with which features?
• Why is return path integrity critical for high-speed nets, and how do you ensure it in a multilayer stack?
• What does DFM stand for and why is it essential in CID practice?
• What are key considerations in panelization and tooling holes?
• What is the effect of poor copper pour clearance on impedance and crosstalk?
• How does via plating quality impact reliability in high-density boards?
• What is a supported hole?
• Soldermask registration is critical because misregistration can cause which issues?
• How are grids designed?
• How do you calculate the hole diameter for a square component pin?
• Which statement best describes bus bars?
• Which method is effective for minimizing crosstalk between adjacent high-speed traces?
• How does impedance tuning affect sensor or RF trace design on a multilayer board?
• What are bus bars?
• What is the primary purpose of defining performance classes?
• What is the symbol for a photodiode?
• What is a major consideration for component placement?
• What would be in class 3 performance?
• What is required to perform in circuit testing?
• Which item would be included in assembly documentation to address firmware installation and testing?
• What can a schematic be?
• How are datum features used?
• What design consideration helps maintain impedance control across multilayer boards?
• What percentage increase in tolerance area does true position tolerancing provide over bilateral tolerancing?
• Where can you place tooling holes on a densely populated design?
• What does the Hammerstad-like microstrip width estimation example illustrate?
• What is the purpose of stitching vias across multiple layers?
• Half-ounce copper thickness is approximately how thick?
• Which technique focuses on reducing EMI by organizing nets, particularly noisy nets, across the layout?
• Which group of tools is used to reduce board defect rates?
• Jumpers longer than 1" require what?
• What product safety testing regards flame retardants?
• Which item should be included in assembly documentation to specify post-assembly firmware procedures?
• What is thermal relief?
• What should reference designators match?
• Which item is not typically included in a stackup control plan?
• What is the primary role of a reference plane in impedance-controlled stackups?
• What can be used as stiffeners if the electrical clearances are tight?
• How does an impedance budget help CID designers manage complex nets?
• Why are accurate land patterns important for QFP and QFN packages?
• Which drawing shows the size, type, and location of all holes on a board?
• What is important to know about a diode?
• During design handoff to a new fabrication house, what is the role of DFM/DFT guidelines?
• What is the most important factor in determining the minimum land size for a hole?
• What is it called when a land is only present to balance the construction of the board?
• What are typical sheet sizes for outputs from an ECAD program?
• What is via-in-pad and what manufacturing challenges does it introduce?
• What is the role of copper thickness uniformity in impedance and heat dissipation, and how is it controlled?
• What is the role of prepreg in a PCB laminate?
• What is the first consideration when deciding if a part can be transitioned from SMT to TH?
• Which property is emphasized as a reason to select devices for socket mounting?
• How should a design approach a high-speed net that crosses a large plane and re-enters at a different layer?
• What is a land pattern and why is it important for manufacturability?
• Grids are designed by locating them with respect to what minimum number of datums?
• How does dielectric constant influence impedance control?
• What is the numbering convention of layers of a PCB?
• Where should reference designators be placed relative to the device?
• What are tooling holes?
• Which finishes are SAC-compatible as per CID practice?
• Who is responsible for the size and location of the legend features as part of the supplied artwork?
• Which statement best describes insulating stranded wire?
• What is an advantage of using geometric dimensioning and tolerancing (GDT) for true position?
• What must happen immediately after drilling holes in boards?
• If you need a standard US board panel, which dimensions would you expect?
• In rigid-flex designs, which design rules help ensure long-term reliability at the flex region?
• Which statement about CTE values among copper, brass, and aluminum is correct?
• What is an unsupported hole?
• What should be included when documenting a CID-compliant impedance-controlled design for manufacturing?
• Which design parameters must be tightly controlled to preserve signal integrity for high-speed CID interfaces?
• When copper pours are used near signal nets, which practice helps maintain predictable impedance?
• Why place decoupling capacitors near high-speed ICs and what effect does routing length have on their effectiveness?
• What is the recommended approach to maintain plane integrity when routing high-speed nets across a plane?
• Which design consideration is most directly linked to tombstoning risk on BGA/QFP footprints?
• Board fabrication drawings primarily document which feature?
• What is the purpose of fiducials in multi-board assemblies?
• What is the CTE for copper, brass and aluminum?
• What does a grid system being basic mean?
• What is the international standard for grids?
• What is annular ring and why is it important for via and pad reliability?
• What is the purpose of test coupons in TM-650 and how are they used during production?